

- N bits \rightarrow repeat 2^N things
- doesn't always have to be value
- converting between bases, think brackets filled left + right
- 4 bits = nibbles; 8 bits = byte
- Signed Decimal Representation
 - sign magnitude - never used, 2 0's
 - 2's complement
 - $(-x) = m + 1$ // to make negative
 - msb is $-(2^k)$
 - sign extension pretty easy to make more bits
 - 1 zero only, a little messy, widely used today
 - 1's complement
 - $-x = m + 1$ // just flip bits to make negative
 - max value is half, i.e. $0111 \dots 1111$
 - 2 0's, not start anymore
- Bias Encoding
 - If = bias + (unsigned) + bias
 - 00...00 most negative, 11...11 most positive
- C
 - string - array of chars, null terminated '\0'
 - malloc(stolen[10]) // be null terminator
 - int strlen(char* c) // length of c, until '\0'
 - int strcmp(char* s1, char* s2) // if same
 - void strcpy(char* dest, char* src) // src \Rightarrow dest
 - return pointer to dest string
 - pointers - size often unsigned, usually, need type for size!
 - int *a, b, c; // make 1 pt, 2 vars
 - add, integer, subtract, compare, compare to NULL, nothing else
 - *p++ = *(p+1)
 - C knows size of pointers, so can increment right amount
 - Casting always fine
 - array - n length, index 0, ..., n-1
 - C defines element pattern of array must be valid, to check for end of array, compare that extra address
 - interchangeable w/ pointers & not assignable
 - but array name is read-only pointer to start of array
 - struct - data structure made of smaller ones defined; attend
 - can declare point to end of struct declaration if want
 - ?: accessor
 - pointer to struct - use \rightarrow dereference operator
 - p -> x == (*p).x;
 - typedef - typedef **names** **aliases**;
 - good for structs - typedef struct **names** (...) **alias**
 - good for hiding pointers - typedef char* **string**
 - Bus Error - anomalies condition on bus
 - Segmentation Fault - access memory not allocated to it
 - a = b is assignment (return a) vs. a = b
 - switch(case) { case > : break; ... }
 - if no break; continue on
 - Storage Classes
 - auto, register - never used
 - extern - Has default elsewhere - default to D
 - declaration vs. definition
 - function must be declared before main()
 - int x = 1; // when outside func, loaded before program starts
 - int x; // when outside function, is defined, capture multiple
 - extern int x; // when x which is defined elsewhere
 - static - default to O
 - scope - where var available, external vs internal linkage
 - extent - how long var lasts
 - static procedure - local scope, infinite extent
 - static procedure - file scope, infinite extent
 - function - \uparrow
 - vars initialized once, value persists between calls

- int main(int argc, char* argv);
 - converts char to argc[]
 - argv[0] is program name
 - 1st edition - symbol by colon right
 - big endian - big byt right
- #define **stuff** explanation
 - preprocessor replace directly
 - getch() and putch()
 - int getch(); he extra characters
 - != before =
 - int vs. tti
 - diff before II, left to right
 - if, else, if, else
 - local var - auto is freed by default
 - garbage initially
- extern
 - access by name by any func
 - defined once, declared everywhere
 - u really place at beginning of file
 - declaration - static, no storage
 - definition - static, storage allocated
 - by default function has extern
 - extern int x = 0; considered a definition also
 - variable names - begin w/ letter
 - letters, -, _, digits no ~`!
- constants - letter and L for long, U for unsigned, leading 0 for octal
 - default double if decimal point, F for float, L for long double
- enum - allows to define
 - very similar to struct
 - first value is 0 unless otherwise stated
 - enum **names** (...) **values**
- arithmetic operators = +, -, /, %
- relational operators >, >=, <, <=
 - == and != follow in precedence
 - all have their own branching operator
- & && || short circuit
 - binary operators - &, |, ^, &&, ||, ~
 - works from arithmetic
- Control Flow
 - don't control indent
 - break; // next loop
 - continue; // back to top
 - do {} while();
 - goto - back
- static - limit scope of source file
 - can only init w/ control blocks
- array if use {}, sets extent to 0
- printf: %d - decimal; %u - unsigned
- void N - exists
- pointers to functions
 - word (*func)(int, int) = **name**
 - array don't know extent, & arr meaningless
 - handle - pointer to pointer address of a pointer
 - always free() or malloc()
 - size of C in bytes, known size of arrays
 - malloc() // need + NULL check
 - ternary operator - eval ? c1 : c2 : c3 : c4
 - const - don't change it
 - should cast malloc()

- C Memory Management
 - Aside
 - structure declaration don't allocate memory
 - even variable declaration allocates it
 - char c = 'h'; // static
 - char* c = "hi"; // stack
 - code - loaded when program starts, doesn't change
 - static - var declared outside main(), does not grow/shrink; global/static
 - global variable strings, permanent (compiler hard constants only)
 - heap - space requested for pointers, reference dynamically, grows upward
 - dynamic malloc storage, data true until deallocated
 - stack - local vars, grows down, includes main()
 - local vars
- Stack Frame - function calls LIFO, new return address from here
- stack pointer tells where top stack frame is

- Heap
 - malloc() calls - only one granular contiguous block, separate can be spread
 - want to avoid fragmentation
 - want minimal memory overhead
 - stored as circular linked list - size of block, pointer to next block
 - choosing a block
 - best fit - smallest block big enough results in shared
 - first fit - first block big enough, many small blocks at beginning
 - next fit - first fit but remember where finished searching
 - doesn't fit others at beginning, better than first-fit

- IEEE Precision
 - K: - Kibi = 2^{10}
 - M: - Mobi = 2^{20}
 - G, T, P, E, Z, Y: ∞ increases by power of 10³
 - qbit, tbit, pbit, ebit, zbit, ybit

- SI
 - K, M, G, T, P, E, Z, Y
 - Kil, Mega, Giga, Teras, Petas, Zettas, Yotta
 - 1/10th / 0 bit keep 1 value

- Floating Point
 - float point - add "binary" point, mantissa: a.1b^b; a = mantissa, b = exponent
 - Format: 1.***x * 2^{***}, normalized with 1 in left
 - 32-bit float(fp32) - 1-bit sign, 8-bit exponent, 23-bit significant
 - $\pm 2^{-128}$ to $\pm 2^{127}$ $\pm 5.6 \times 10^{-38}$ to 1.7×10^{38}
 - 2 zeros tho
 - overflow - exponent too big
 - underflow - number too small
 - casting 0 to max \rightarrow 0 \rightarrow max
 - IEEE 754, bias of 127 for exponent
 - $(-1)^S \cdot (1 + \text{right}) \cdot 2^{\text{exp} - 127}$
 - special cases
 - all zero $\Rightarrow 0$, right can make -0
 - ± 0 ; biggest exponent, significant all 0
 - NaN; biggest exponent, non 0 significant
 - Denorm - 0 exponent, 0.xxx, $B = 0.xxx \cdot 2^{-\text{denorm exp}}$
 - allow # < min


- 2^{39} bits in floating point value can't repeat
- adding tiny num to big num just returns big number bc of precision & conflict

Matthew Tran
CS61C
pg. 1
cs61c-a20

- RISC-V is an assembly language
- RISC - lit software db the rest
- open source license free spec
- 32 registers $x_0 \dots x_{31}$
- 32 bit each, $x_0 = 0$ always
- Assembly
 - each line has 1 instruction, # comments
 - memory address
 - 4 bytes/word
 - little-endian - smallest bytes, smallest addr
 - lwr rd, imm(r1) imm(r2) # rd = MEM[rd+imm]
 - sw rd, imm(r1) # MEM[rd+imm] = rd
 - lb, sb equivalents, remember little endian, sign extended
 - lbw - unsigned, 0 extend
 - bge rs1, rs2, label # goto label if rs1 > rs2
 - jal rd, label # rd = PC+4, goto label + PC+PC imm
 - jalr rd, rs1 # rd = PC+4, save rd address PC=rs1+imm
 - sll, srl, sra - for sign extends, all have immediate versions
 - and, or, xor ; notcc xor w/ FF...
 - pseudo instructions - j, l, la, mrc, mtc, not, ret
 - Call Convention
 - keep eye on who sets what, use Green Card
 - if calling function, make sure to share rd
 - use sp, addi sp, move sp, -4 to reserve 4 bytes
 - Instruction Formats
 - R - register-register ops
 - opcodes - distinguish operation, partially
 - funct3 funct3 - fully specifies
 - I - register-immediate ops
 - imm is 12-bit signed, extended to 32 bit hardware
 - 2048 to 2047
 - shift by imm ignores the upper bits
 - S - stored immediates aka SB
 - B - branches
 - imm - 4096 to 4094 as 2 byte offset
 - 2 not 4 bits compressed instruction set
 - drop the 0 bit to don't need it
 - U - upper immediate shifts, for large imm
 - imm 32:12, type 20 bits
 - lui rd, imm
 - clear imm 12 bits, store imm
 - use addi to set lower 12 bits
 - bit adds does sign extension 0 extend to prevent 1
 - l: handle all FFI's
 - auipc rd = PC + imm
 - good for sharing PC
 - J - jumps, aka UJ
 - 16@, drops 0 bit, $\pm 2^{14}$ 2 byte locs, $\pm 2^{17}$ instr
 - jump to anywhere
 - auipc rd, slli rd, sllw rd @ control sign extension
 - jal x0, x1, classifying @ control sign extension

- CALL
 - Compiler
 - inputs high-level language
 - outputs assembly language, may have pseudo-instructions
 - Assembler
 - inputs assembly, for S
 - outputs object code, for o, information tables (true assembly only)
 - Assembler Directives
 - .text - assembly
 - .data - puts in static segment (static)
 - .global sym - let sym access from other files
 - .string str - character not to terminate
 - .word num...num - there n 32bit words in successive loc
 - Once no more pseudo-instructions - can find actual jump distance
 - "Forward reference" problems need two passes to find everything
 - PIC - position independent code
 - What about static data? make table for all linker
 - Symbol Table - stored next by other files, ex. labels, .data
 - Relocation Table - stored by file needs, like contributions
 - ex. external labels, static data
 - Object File Format
 - object file header - size of all other pieces
 - text segment - machine code
 - data segment - binary rep of static data
 - relocation info - how to fix up
 - symbol table - list of labels and static data that can be ref
 - debugging info
 - usually ELF file format

- Synchronous Digital Systems (SDS)
 - clock - we use rising edge
 - D-type flip flop
 - Q is "data", Q is "output"
 - Q becomes 0 on rising edge
 - t_{setup} - time stable before clock pulse
 - t_{hold} - how long after clock pulse is stable
 - t_{clock} - time for Q to become 0
 - undefined if both anything
 - max delay = t_{setup} + t_{clock} + t_{hold}
 - determines max clock speed
 - max hold = t_{clock} + t_{setup}
 - determines setup time
- FSM (Finite State Machine)
 - finite # of states
 - use DS (present state) and input to determine next state (NS)
 - use truth table
 - usually $\sum_{i=1}^n$
- Boolean Algebra ($+, \cdot, \bar{}$)
 - Complementarity - $x \cdot \bar{x} = 0$ $\bar{x} \cdot \bar{x} = 1$
 - Involution - $x \cdot x = x$ $\bar{x} \cdot \bar{x} = x$
 - Idempotent - $x \cdot x = x$ $x \cdot x = x$
 - Commutative - $x \cdot y = y \cdot x$ $x + y = y + x$
 - Associativity - $(x \cdot y) \cdot z = x \cdot (y \cdot z)$ $x + (y + z) = (x + y) + z$
 - Distributive - $x(y+z) = xy + xz$ $x(y+z) = (xy) + (xz)$
 - De Morgan's - $\bar{x+y} = \bar{x} \cdot \bar{y}$ $\bar{x \cdot y} = \bar{x} + \bar{y}$
 - $=D$ and, $=D'$ or, $=D \cdot \bar{N}$, $=D' \cdot N$



- Single Cycle Datapath and Control
 - ALU (Arithmetic Logic Unit)
 - adder
 - half adder - sum=xor, carry=and
 - full adder - sum=xor, carry= majority
 - overflow?
 - unsigned - highest bit out
 - signed - $C_n \wedge C_{n+1}$ out of highest bits
 - sub - xor and put in carry in, basically 2's complement
 - Stages
 - IF - instruction fetch 20ps
 - IO - instruction decode 100ps required to fit the overall system
 - EX - execute (ALU) 200ps
 - MEM - memory access 0Mbytes 200ps
 - WB - write back 400ps
 - RISC-V has 47 instructions, 37 enough for any C code
 - RTL (Register Transfer Level) - describes switching w/ C. Vailog
 - Control Logic - use + when don't care, simplify
 - ROM - popular, easily programmable, fix errors
 - CL - via gates, convert truth tables
 - BEq - ifEqual
 - BNE - !=
 - BRn - branch unsigned
 - PCSel - ALU or PC+4
 - ImmSel - which control format
 - ASel - Reg or Imm
 - BSel - Reg or Imm
 - ALUSel - add/sub/sub
 - MemRW - enable DMEM
 - RegWrite - write to register
 - wBsel - when to write
 - Law of Processor Performance
 - Time = $\frac{\text{Instruction}}{\text{Program}} \cdot \frac{\text{Cycles}}{\text{Instruction}} \cdot \frac{\text{Clock}}{\text{Cycles}}$
 - Energy = $\frac{\text{Instruction}}{\text{Program}} \cdot \frac{\text{Energy}}{\text{Instruction}}$
 - Energy "Zero Law" = $T \cdot C \cdot V^2$
 - Power = $\text{Power}(\frac{T}{J}) \cdot \text{Efficiency}(\frac{\text{Time}}{\text{Clock}})$

- Linker
 - inputs object files, info table
 - outputs executable code
 - "link" several o files, allows separate compilation
 - steps
 - put all .text together
 - put data together, add to end of text
 - resolve references - use relocation table
 - fill in absolute addresses
 - H address types
 - PC-relative (labeled, brel, jals, compare/add)
 - PC, normal relocs
 - absolute function addr (compare/jals) } always relocate
 - external function ref (compare/jals) } always relocate
 - static data ref (labeled)
 - - loads and stores static, relative global pointer (gp)
 - Relocation Process
 - assumes first word of C has at 0x10000 for RV32
 - searching "use" symbol table
 - not found → search library file
 - fill in machine code appropriately
 - Static vs. Dynamically Linked Library
 - OLF allow data to be linked necessary or compilation
 - less space, less dependencies, less memory overhead
 - but more time overhead to do link
 - Loader
 - load executable into memory and run, usually 2 step
 - branch first off
 - release enough memory

Matthew Tran
CS61C
pg. 2
cs61c-q20

- Pipelining
 - add registers between stages
 - shorter clock period now more of stages
 - cache got 5x speedup by reasons
 - Hazards
 - Structural
 - resource busy, needed in multiple stages
 - stall
 - i) stall
 - ii) add micro-hardware (allowing + b)
 - Pipeline
 - access both in 20 and 21st
 - 21st has separate read/write ports
 - double pumping - for same register, add in 1st half, add in 2nd half
 - a pipeline register/clock
 - Memory
 - effects of IF and Mem pipeline
 - can have separate DIFET and DMEM
 - actually just one 2 cache
 - Data
 - previous hasn't finished writing yet
 - stalling - add NOP, or complex optimization, need forwarder - on the ALU instead of register buffer
 - generation sequencing
 - forwarder to stall
 - Control
 - caused by jump and branch
 - could stall, but does
 - use branch prediction
 - if wrong, flush the pipeline, instead map
 - Other Performance Factors
 - clockrate - limited by heat and power dissipation
 - pipelining - good, but hazards, CPI > 1
 - Superscalar Processor
 - instruction level parallelism
 - add multilevel, but replicate pipelines
 - find multiple instructions per cycle
 - CPI < 1
 - "out of order" execution - reduce hazards
 - Cache
 - DRAM slow, use DRAM chip to chip, smaller
 - need to store?
 - Temporal locality - used it before, probably again
 - Spatial locality - pick near neighbors
 - Direct Mapped Cache
 - each address mapped to one block in cache
 - block = unit of transfer between cache and memory
 - bigger blocks = better spatial locality + more memory parity
 - TID - each address split
 - Tag : 12 bits, 1024 cache blocks
 - Index: which one of cache to check, which block
 - Offset: specifically location in a block
 - Access Read
 - processor checks cache
 - Cache checks
 - hit: ✓ and update predictor
 - miss: X get from memory, update stat, new value
 - valid bit + says if something there
 - Cache Writing
 - write-through - update both, when
 - write-back - dirty bit, write when need to
 - Cache Misses "Three C's"
 - Compulsory - each byte is retransferred for it
 - Locality - had before, but got replaced by new
 - Capacity - insufficient get information
 - Coherence - consistency, pretty big issue
 - Cache Structure
 - Direct mapped - one block per index, if block = block
 - Associative - block in any one of N places
 - Fully associative - block compare to check if in cache
 - Block Replacement Policy
 - for cache not associativity
 - LRU (Least Recently Used) - kick least used went
 - FIFO - gone
 - Random - good for temporal locality
 - Average Memory Access Time (AMAT)
 - AMAT = hit time + miss rate * miss penalty
 - cache/disk in blocks and bytes
 - multi-level cache between RAM
 - Virtual Memory
 - give each process illusion of "private" memory
 - provide protection/security
 - all programs start at 0
 - memory split into "pages"
 - each process has own page table in memory
 - Page Table Base Register (PTBR) - holds page table's address
 - when OS switch process, save page table data to disk, bring in new process
 - invalidates TLB
 - needs switching
 - Terms
 - Virtual Address (VA)
 - Virtual Memory (VM)
 - Virtual Page Number (VPN)
 - Physical Address (PA)
 - Physical Memory (PM)
 - Physical Page Number (PPN)
 - split: VA = VPN | offset
PA = PPN | offset
 - Page Table Entry (PTE) - valid bits, owner rights, PPN
 - Translation Lookaside Buffer (TLB)
 - cache for the page table
 - usually highly associative (full)
 - VPN split indexing and index (multiple fully inclusive)
 - Memory Read
 - check TLB
 - TLB HIT ✓ get PPN
 - TLB MISS - check page table (PT)
 - PT HIT - look PTE in TLB, return in cache miss
 - PT MISS - Page fault, fetch data from memory, update PTE, touch TLB
 - Reprogram, hit co., cost 7%
 - create a new mapping
 - evict - memory full, kick out old
 - re-creation - make new mappings
 - check cache w/ PA
 - protection faults - wrong access bits
 - Threading - conflict disk memory map
 - Parallelism
 - Flynn's Taxonomy
 - SISD - single instruction, single data stream
 - SIMD
 - MISD - not used
 - MIMO
 - SPMD - single program, multiple data
 - SIMD
 - Data Level Parallelism (DLP)
 - MMX, SSE, AVX
 - C Instructions - availability in C
 - Multiprocessor Execution Model
 - each core runs its own instructions
 - Separately and share them with
 - Threads
 - fast switch time for one task
 - has PC, registers, access shared memory
 - can't physical time to threads
 - OS multiplex them
 - multiplex software threads into hardware threads
 - switch on demand
 - reserve software threads for interrupt, at core PC
 - load out by threads & PC, using it
 - Multithreading
 - must perform subtle multi-threading
 - Hardware thread, Multithreading
 - hyperthreading, both threads share the same SMT
 - 2 copies of PC and registers
 - 50% overheads ~2x performance
 - Logical Thread
 - pretty much what we handle = software thread
 - OpenMP
 - C library handle parallelism
 - be careful w/ data dependence
 - If program is not parallel // now only with shared in each thread
 - `omp_get_num_threads()`
 - `omp_get_thread_num()`
 - If program is not parallel for O threads for loop split, including parallel
 - If program has critical // many methods at once
 - If program has reduction(`expensive`) // handle parallel to obtain that
 - If can continue thread
 - `omp_set_nested(1)`
 - May Reduce and Split - wrap function, then nicely, heavily parallelized
 - Redundant Distributed Objects (RDO)
 - `map(D, f, MapType(S), reduceByKey(T), reduce(T))`
 - `parallelDo(D, f)`
 - Parallelism (cont.)
 - only important to processes sharing resources
 - need barriers
 - Locks
 - variable that says being used
 - issue of which exclusive lock contention
 - parallel 2 process access same type
 - solution:
 - Hardware Synchronization
 - atomic read/write - 1 write
 - must use shared memory
 - usually swap registers out memory
 - registers
 - RESC-V Atomic Memory Operators (AMOs)
 - Deadlocks - everything depends on each other, cyclic
 - solve? - reuse aligned time
 - Multicore Multiprocessor
 - Shared Memory System Multiple Multiprocessor (SMP)
 - all multicore (so today most)
 - 2+ identical cores
 - single shared memory (each with their own cache)
 - communicate via shared bus/inter
 - Multiprocessor Cache
 - How key coherence?
 - if miss occurs, tell others, invalidate copies
 - MOESI - cache block states
 - Modified - up-to-date, means owning, no other copy
 - Owner - up-to-date, other knows (no shared state)
 - Shared - need to update memory (SMP), lots of reads
 - Exclusive - up-to-date, no cache copy, means update
 - avoid multiple owners, later than not from it
 - Shared - up-to-date, other cache may have copy
 - Invalidations
 - owner - invalidated for let who read owner to read
 - owner - vs of modified to avoid need to access on miss
 - False sharing - within block size, unnecessary interleaving of data
 - this is resolved, ex. Fix and Fix in same block
 - Amdahl's Law
 - $\text{speedup} = \frac{1}{(1-p) + p/S}$ S: #x speedup for parallel
 - Request Level Parallelism (RLP) - many independent requests
 - Data Level Parallelism (DLP) - data in memory/disk
 - Cloud Computing
 - Workload Scale Computers (WSC)
 - 10k to 10k cores
 - 41 hours/year 49.999%
 - cost of ownership \gg user operation expense
 - need high efficiency Power Usage Efficiency (PUE) $\leq \frac{\text{Total Power}}{\text{IT Power}}$ with 1.0
 - cooling inefficient - air flows, replace air, water, climate
 - also want minimum high CPU usage
 - I/O
 - processor needs to implement right logic to interact
 - can use special I/O instructions and libraries
 - service Many-Megabit I/Os (CHMDS) - very common
 - control registers, data registers
 - Billing
 - complexity with getting more, but for HPC
 - Interrupts
 - dedicated CPU, trap handler, PL, switch Machine Exception PC (MEPC)
 - store registers, handle calls, context switch related
 - Interrupt - external, asynchronous
 - Exception - caused by program
 - Trap - act of "boomeranging" an interrupt or exception
 - Picnic Traps - aware every time prior to trap done, rare after done
 - disabled to keep pipeline full, traps back
 - handled like pipeline hazard
 - i) complete inst before trap
 - ii) flush curr instrs
 - iii) optimize the exception in shared register
 - iv) trap to execute to trap handler
 - Golden Age of Computer Architecture
 - software advances can support architecture innovation
 - raising Hertz interface opportunity to innovative
 - multiprocessor cache coherence details
 - control vs. datapath
 - microarchitectures - logistically designed control
 - Demand scaling - power supply some power increasing, power
 - Security challenges
 - Domain Specific Architectures (DSA) - do for task well
 - Tensor Processing Unit (TPU) - matrix-unit + multiply accumulate 65536 MAC 72MHz 768 DDR3 4MB memory 32GB μ second
 - domain specific, TPU, softmax, inference, low freq, high latency
 - many registers, limited branching probability in order, many execution
 - GPU
 - 128-bit wide memory architecture
 - many cores, TPU, softmax, inference, low freq, high latency
 - many registers, limited branching probability in order, many execution

Matthew Tran

CSE11C

pg.3

cse11c-a20